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[57] ABSTRACT 
Method for altering an electrical characteristic of a 
circuit having at least one active semiconductor device 
involves applying at least one pulse-a voltage pulse, a 
current pulse, an energy pulse, or a power pulse and so 
forth-across the active semiconductor device, the 
pulse having sufficient amplitude of one or more of its 
electrical parameters and time duration to alter the 
electrical characteristics of the device, and thereby, the 
electrical characteristic of the circuit. The pulse is ap-
plied across the junction by applying it to at least one 
terminal or electrode which is contacted to semicon-
ductor material disposed within the device. In a pre-
ferred embodiment of the inventive method, the ampli-
tudes of the electrical parameters and the time duration 
of the at least one pulse should be high enough to ensure 
that dendrites or filaments of material from the elec-
trode are formed in the semiconductor material of the 
active semiconductor device but whose dendrites or 
filaments are not of a geometry to cause a short cricuit 
to be formed between any pair of electrodes of the 
active semiconductor device. 
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METHOD FOR ALTERING CHARACTERISTICS 
OF ACTIVE SEMICONDUCTOR DEVICES 
2 
tor (JFET) or a metal-oxide-semiconductor field-effect 
transistor (MOSFET). 
A first embodiment of the invention method for alter-
ing an electrical characteristic of a circuit having at 
BACKGROUND OF THE INVENTION 
This is a continuation-in-part of patent application 
Ser. No. 053,474 filed May 26, 1987, now abandoned. 
This invention relates to a method for altering the 
electrical characteristics of circuits and, in particular, to 
5 least one active semiconductor device comprises apply-
ing at least one pulse-a voltage pulse, a current pulse, 
an energy pulse, or a power pulse and so forth-to the 
device, the pulse having sufficient amplitude of one or 
a method for altering the electrical characteristics of 10 
circuits which comprise at least one active semiconduc-
tor device. 
The silicon integrated circuit industry has long recog-
nized the need to develop methods to mitigate the ef-
fects of processing variations in order to obtain satisfac- 15 
tory yields of high performance integrated circuit chips 
and/or discrete components. As a consequence of pro-
cessing variations, either the design requirements for 
the operating parameters of the resulting chips and/or 
discrete components are not met or, in extreme cases, 20 
the resulting chips and/or discrete components do not 
function at all. Thus, the yield of the chips and/or com-
ponents is low and the manufacturing cost is high. In 
addition, yields tend to decrease markedly as a result of 
processing variations as an integrated circuit becomes 25 
more complex. As a consequence, a large scale inte-
grated circuit may have a trivial yield in practice. 
One commonly used method for altering circuit pa-
rameters to mitigate the effects of processing variations, 
such methods being generally referred to in the art as 30 
"trimming" or "tweaking," is the so-called "zener zap-
ping" method. This, and similar methods known in the 
art, involve patching elements into or out of the active 
circuitry by creating either shorts or open circuits. In 
such methods, lasers and electrically fusible links are 35 
commonly used to achieve the requisite shorts or opens. 
Such tweaking methods for altering circuits are particu-
larly important for use in manufacturing analog circuits 
because these circuits typically have stringent require-
ments placed on their parametric quantities. 40 
Tweaking is also necessary with hybrid circuits. In 
this case, tweaking is frequently done by substitution of 
components, mechanical manipulation of trimming tabs 
or adjustment of external power supplies. Unfortu-
nately, these methods cannot easily be applied to inte- 45 
grated circuits made from silicon, gallium arsenide or 
other semiconductors. 
Regardless of the details, conventional trimming 
techniques have disadvantages. For example, the neces-
sity to design-in the capability to trim the circuitry of 50 
interest produces complex trimming circuits as more 
demanding chips and/or highly variable manufacturing 
processes are developed. Hence, conventional trimming 
methods inflate the component count and, therefore, 
the chip size in an attempt to tweak out the inevitable 55 
results of process variation. 
SUMMARY OF THE INVENTION 
Embodiments of the present invention solve the 
above-identified problems with known methods for 60 
altering the electrical characteristics of a circuit with-
out: (1) necessarily utilizing extraneous circuit elements, 
(2) destroying existing circuit elements, or (3) bypassing 
existing circuit elements. In fact, embodiments of the 
present invention provide a method for directly altering 65 
the electrical parameters or characteristics of a circuit 
which comprises at least one active semiconductor de-
vice such as, for example, a junction field-effect transis-
more of its electrical parameters and time duration to 
alter the electrical characteristics of the device and, 
thereby, the electrical characteristics of the circuit. The 
pulse is applied to the device by applying it to at least 
one terminal or electrode which is contacted to the 
semiconductor device. In a preferred embodiment of 
the inventive method, the amplitude of one or more of 
the electrical parameters and the time duration of the at 
least one pulse should be high enough to ensure that 
dendrites or filaments of material from the electrode, 
for example, metal, are formed in the semiconductor 
material of the device. These dendrites or filaments are 
not, however, of a geometry to cause a short circuit to 
be formed between any pair of terminals of the semicon-
ductor device. 
The term "voltage pulse" is used to define an electri-
cal pulse whose voltage characteristic is predetermined, 
the term "current pulse" is used to define an electrical 
pulse whose current characteristic is predetermined, the 
term "energy pulse" is used to define an electrical pulse 
whose energy characteristic is predetermined, the term 
"power pulse" is used to define an electrical pulse 
whose power characteristic is predetermined, and so 
forth. The term "amplitude of one of its electrical pa-
rameters" is used to define a voltage amplitude, a cur-
rent amplitude, an energy amplitude, or a power ampli-
tude, and so forth. Further, the term "amplitude of one 
or more of its electrical parameters" is used to define 
one or more of the following: a voltage amplitude, a 
current amplitude, an energy amplitude, or a power 
amplitude, and so forth. In addition, in order to achieve 
the required alteration of the electrical characteristics 
of the active device in accordance with the inventive 
method, the pulses will typically have an amplitude of 
one or more of its electrical parameters, whether it be 
voltage or current or power and so forth, which sub-
stantially exceeds the amplitude of the normal operating 
condition of the corresponding electrical parameters for 
the active device. Further in addition, the term "electri-
cal pulse" is used to define an electrical signal which 
commences at a first point in time and ends at a second 
point in time. Typically, but not necessarily, the time 
duration between the first and second points in time is 
not long. 
The circuit whose characteristics are altered in accor-
dance with the present invention may be a discrete 
component, an integrated circuit containing many semi-
conductor devices, or a circuit comprising many inte-
grated circuits. Thus, in manufacturing a complexcir-
cuit it may be necessary to use embodiments of the 
inventive method to alter several semiconductor de-
vices contained at various locations and in various com-
ponents in the circuit to achieve a desired adjustment of 
particular electrical characteristics of the circuit as a 
whole. The term "active semiconductor device" refers 
to a device such as a bipolar transistor, a junction field-
effect transistor, a metal-oxide-semiconductor field-




nals or electrodes and which can be used, for example, 
to amplify electrical signals. 
Further embodiments of the inventive method in-
volve measuring a predetermined electrical characteris-
tic of the circuit, applying an alteration pulse to the 5 
semiconductor device, and then repeatedly applying the 
pulse or other pulses having variable amplitude of one 
or more of its electrical parameters and time duration 
and measuring the electrical characteristic until the 
difference between the measured value and a predeter- 10 
mined value of the electrical characteristic is within a 
predetermined amount. In such an embodiment, one 
may not know a priori the parameters of an appropriate 
pulse to use to obtain the desired alteration. For that 
reason, one typically might apply pulses having a de- 15 
creasing ability to alter the electrical characteristic as 
the desired value is approached. 
Embodiments of the inventive method are advanta-
geously used to trim a metal-oxide-semiconductor field-
effect transistor (MOSFET) and a junction field-effect 20 
transistor (JFET). For example, embodiments of the 
inventive method for use in trimming a MOSFET in-
clude, but are not limited to: (1) tying the gate to the 
source and applying appropriate pulses between the 
drain and source; (2) tying the gate to the drain and 25 
applying appropriate pulses between the drain and 
source; (3) floating the gate and applying appropriate 
pulses between the drain and source; (4) returning the 
gate to the drain and source through a first and a second 
resistor, respectively, and applying the appropriate 30 
pulses between the drain and source; (5) tying a large 
capacitance between the gate and source and applying 
appropriate pulses between the drain and source; and 
(6) tying a first large capacitance and a second large 
capacitance between the gate and drain and the gate and 35 
source, respectively, and applying appropriate pulses 
between the drain and source. Further embodiments of 
the inventive method are advantageously used to trim 
between similar pins on devices. Specifically, such em-
bodiments trim between multi-base, multi-collector or 40 
multi-emitter pins of a bipolar transistor. In addition, 
such embodiments also trim between similar pins on 
field-effect transistors and so forth. 
It is believed that embodiments of the inventive 
method alter an electrical characteristic of a circuit by 45 
modifying the electrical characteristics of a semicon-
ductor device contained within the circuit. In the pre-
ferred embodiment discussed above, the electrical char-
acteristics of the semiconductor are modified by intro-
ducing dendrites or filaments of material, for example, 50 
metal from at least one terminal or electrode into semi-
conductor material disposed in the semiconductor de-
vice. It is for this reason that the preferred embodiment 
of the inventive method requires the pulses, whether 
they be current pulses or voltage pulses and the like, to 55 
have sufficient amplitudes of their electrical parameters 
and time duration to cause dendrites or filaments to be 
formed in semiconductor material of the semiconductor 
device. These dendrites or filaments are not of a geome-
try to cause a short circuit to be formed between any 60 
pair of terminals of the semiconductor device. 
As discussed above, embodiments of the inventive 
method may be used to trim or alter an electrical char-
acteristic of (1) a discrete component such as a field-
effect transistor, or (2) a semiconductor component 65 
which is associated with other components in a compos-
ite circuit. In the latter case, the electrical characteris-
tics of at least one semiconductor device in the compos-
ite circuit is altered. This occurs in such a fashion that it, 
in tum, affects the electrical response of the composite 
circuit, i.e., the semiconductor device is trimmed so 
that, as a consequence, the composite circuit is trimmed. 
Alternative embodiments of the inventive method 
include those embodiments for use when the precise 
effect of a particular pulse in altering a particular elec-
trical characteristic of a circuit is not known in advance 
of its application. In such embodiments, a series of 
pulses is applied to the terminals contacted to the semi-
conductor device. After each pulse or packet of pulses 
is applied, the particular electrical characteristic is mea-
sured to determine whether the predetermined value of 
the electrical characteristic has been achieved. Further 
pulses are applied until the measurement indicates that 
the predetermined value has been achieved and that 
further alteration by applying further pulses is not re-
quired. Thus, such embodiments provide a method of 
achieving the desired result when, as will be true in 
general, the precise degree to which the alteration 
pulses is required is not known a priori. Nevertheless, it 
has been found in practice that semiconductor chips of 
the same type and provided by the same manufacturer, 
display substantially the same electrical characteristics. 
Thus, after one has empirically arrived at the required 
pulse characteristics, i.e., amplitude, duration and num-
ber, required to achieve a predetermined result for one 
of these chips, it may subsequently be repeated on other 
like integrated circuit chips with substantially the same 
results. 
The inventive method may be used with discrete 
components and/or integrated circuits fabricated from 
a variety of semiconductor materials including, wi-
thoiut limitation: silicon, germanium, III-V compounds 
such as gallium arsenide, III-V ternary alloys, III-V 
quaternary alloys, II-VI compounds, or II-VI ternary 
alloys. 
BRIEF DESCRIPTION OF THE ORA WING 
A complete understanding of the present invention 
may be gained by considering the following detailed 
description in conjunction with the accompanying 
drawing, in which: 
FIG. 1 shows, in pictorial form, a cross section of an 
N-channel JFET which is trimmed in accordance with 
the inventive method; 
FIG. 2 shows a circuit used to measure the transcon-
ductance of an N-channel JFET trimmed in accordance 
with the inventive method; 
FIG. 3 shows, in pictorial form, examples of various 
circuit configurations for trimming MOSFETs in ac-
cordance with the inventive method; 
FIG. 4 shows, in pictorial form, examples of various 
multi-pin semiconductor devices which are trimmed in 
accordance with the inventive method; 
FIG. 5 shows, in pictorial form, examples of various 
multi-device circuits whose electrical characteristics 
are altered in accordance with the inventive method; 
FIG. 6 shows, in pictorial form, a cross section of an 
N-channel, enhancement mode MOSFET which is 
trimmed in accordance with the inventive method; and 
FIG. 7 shows, in pictorial form, a cross section of a 
P-channel, enhancement mode MOSFET which is 
trimmed in accordance with the inventive method. 
To facilitate understanding, identical reference nu-






FIG. 1 shows, in pictorial form, a cross section of 
N-channel JFET 10, for example, a 2N5457 N-channel 
JFET, which is trimmed in accordance with the inven- 5 
tive method, JFET 10 includes n + source region 15, p 
gate region 16, and n+ drain region 17; all embedded in 
n-type substrate 20. Electrodes 30-32 are contacted to, 
in order, source 15, gate 16 and drain 17, respectively. 
Electrodes 30-32 are typically formed from metal, for 10 
example, aluminum. Although electrodes 30-32 are 
shown in FIG. 1 to be formed from a single material, 
i.e., aluminum, it is within the spirit of the present inven-
tion for electrodes 30-32 to be formed from structures 
comprising several materials and layers of materials, 15 
some of which materials do not necessarily have to be 
metals. 
In accordance with a preferred embodiment of the 
inventive method, a pulse generated in circuit 35 is 
applied to electrodes 30 and 32 of JFET 10, respec- 20 
tively. For example, we have applied a pulse having a 
voltage amplitude of 400 volts, energy of 8 millijoules 
and an RC time constant of 160 usec obtained from the 
discharge of a 0.1 uf capacitor to drive drain 17 positive 25 and source 15 negative. In accordance with the present 
understanding of the preferred embodiment of the in-
ventive method, the temperature of the semiconductor 
material between electrodes 30 and 32 rises in response 
determined as the difference in Iv induced by the corre-
sponding difference in V GS· 
Before trimming in accordance with the inventive 










(this is Ivss) 
As a result, the transconductance=3.90 m mhos. 
After trimming with a single pulse having a voltage 
of 400 volts, a pulse energy of 8 millijoules and an RC 










(this is Ivss) 
As a result, the transconductance=3.75 m mhos. 
Note that after the trim, the transconductance de-
creased and Ivss increased. 
In a second example, as applied to a second JFET, 
before trimming in accordance with the inventive 
method we measured the following: 
Vas Vvs Iv to the application of the pulse thereto. Specifically, the 30 --....;..""-----~----'""-----------temperature rises above the eutectic temperature of O 5 V 1.33 mA (this is Ivss) 
aluminum and silicon. When this occurs, silicon mi- - 200 mV 5 v 0·83 mA 
grates into the aluminum of terminal 30 and/or 32 and 
aluminum dendrites or filaments are formed in the semi-
conductor material therebetween. This alters the elec- 35 
trical characteristics of JFET 10. Specifically, the intro-
duction of aluminum dendrites into JFET 10 causes the 
transconductance of JFET 10 to decrease and Ivss to 
increase, Ivss being defined as the drain current when 
the gate-source voltage equals zero. 40 
In principal, the pulses used in embodiments of the 
inventive method could take the form of, for example, 
constant current pulses, constant voltage pulses or con-
stant energy pulses. These types of pulses are described 
because they present relatively straightforward applica- 45 
tions for the inventive method. Nevertheless, it should 
be clear to those skilled in the art that other and more 
complex types of pulses may be used when practicing 
the inventive method. It should be clear to those skilled 
in the art that a constant energy pulse may be generated 50 
by discharging a capacitor through a resistor. In this 
case, the time constant of the pulse is determined to be 
the product of the resistance and the capacitance. For 
example, discharging a 0.1 uf capacitor through a 1.6K 
resistor gives a 160 usec time constant. Further, when- 55 
ever such a capacitor is charged with a voltage of 350 
volts, the energy of the resulting pulse will be CV2 /2, or 
6.125 millijoules and when the capacitor is charged with 
a voltage of 400 volts, the energy of the resulting pulse 
will be 8 millijoules. 60 
FIG. 2 shows a circuit used to measure the transcon-
ductance of N-channel JFET 10 of FIG. 1. V DD power 
supply 46 drives current Iv into drain terminal 32 
through resistor 62. Meter 63 measures current Iv. V GS 
voltage supply 45 is connected between gate terminal 65 
31 and source terminal 30, and source terminal 30 is 
connected to ground. We have used the circuit shown 
in FIG. 2 to measure the transconductance which is 
As a result, the 'transconductance=2.50 m mhos. 
After trimming with a single pulse having a voltage 
of 300 volts, a pulse energy of 4.5 millijoules and an RC 










(this is Ivss) 
As a result, the transconductance= 2.25 m mhos. 
Note that once again after the trim, the transconduct-
ance decreased and Ivss increased. 
Further embodiments of the inventive method are 
used to alter the electrical characteristics of MOS-
FETS. For example: (1) pulses may be applied between 
the drain and source when the gate and source are tied 
together to help prevent destruction of the gate; (2) 
pulses may be applied between the drain and source 
when the gate and drain are tied together to help pre-
vent destruction of the gate; (3) pulses may be applied 
between the drain and source when the gate floats. FIG. 
3 shows further embodiments of the inventive method 
where: (1) circuit configuration 200 shows MOSFET 
110 being trimmed by applying pulses from circuit 100 
across drain terminal 120 and source terminal 121 while 
gate 130 is returned to drain 120 and source 121 through 
resistors 125 and 126, respectively; (2) circuit configura-
tion 210 shows MOSFET 110 being trimmed by apply-
ing pulses from circuit 100 across drain terminal 120 and 
source terminal 121 while gate 130 is returned to source 
121 through capacitor 127; and (3) circuit configuration 
220 shows MOSFET 110 being trimmed by applying 
pulses from circuit 100 across drain terminal 120 and 
source terminal 121 while gate 130 is returned to drain 
4,874,711 
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120 and source 121 through capacitors 128 and 129, 
respectively. 
Further embodiments of the inventive method are 
used to alter the electrical characteristics of multi-pin 
devices, and specifically to trim the electrical character- 5 
istics between like pins on such devices as multi-base, 
multi-collector or multi-emitter bipolar transistors, 
field-effect transistors and so forth. FIG. 4 shows, in 
pictorial form, various multi-pin semiconductor devices 
which are trimmed in accordance with the present in- 10 
vention. For example, (1) device 300 is a bipolar transis-
tor having multiple emitters 301 and 302, device 300 
being trimmed by applying pulses between emitters 301 
and 302; (2) device 320 is a bipolar transistor having 
multiple bases 321 and 322, device 320 being trimmed 15 
by applying pulses between bases 321 and 322; (3) de-
vice 340 is a bipolar transistor having multiple collec-
tors 341, 342 and 343, device 340 being trimmed by 
applying pulses between collectors 341and342, and/or 
collectors 341 and 343, and/or collectors 342 and 343; 20 
and (4) device 350 is a field-effect transistor having 
multiple sources 351 and 352, device 350 being trimmed 
by applying pulses between sources 351 and 352. 
Further embodiments of the invention method are 
used to alter one or more electrical characteristics of a 25 
circuit by altering the electrical characteristics of a 
device contained therein. FIG. 5 shows, in pictorial 
form, several multi-device circuits whose electrical 
characteristics are altered in accordance with the inven-
tive method. Circuit 400 shown in FIG. 5 is a TTL 30 
(Transistor-Transistor Logic) logic gate which includes 
multiple emitter NPN transistor 410. In accordance 
with the above-described embodiments of the inventive 
method, the performance of transistor 410 and, as a 
result, the performance of circuit 400, is altered by 35 
applying pulses to trim between emitters 405 of transis-
tor 410. 
Circuit 450 shown in FIG. 5 is an I2L (Integrated-
Injection Logic) device which includes multiple collec-
tor PNP transistor 455 and multiple collector NPN 40 
transistor 456. In accordance with the above-described 
embodiments of the inventive method, the performance 
of transistor 455 and, as a result, the performance of 
circuit 450, is altered by applying pulses to trim between 
collectors 460 of transistor 455. Alternatively, in accor- 45 
dance with the above-described embodiments of the 
inventive method, the performance of transistor 456 
and, as a result, the performance of circuit 450, is altered 
by applying pulses to trim between collectors 457 of 
transistor 456. 50 
FIG. 6 shows, in pictorial form, a cross section of an 
N-channel, enhancement-mode MOSFET which is 
trimmed in accordance with the inventive method. 
MOSFET 500 includes N + source region 501, N + drain 
region 502, P-type substrate 505 and gate dielectric 503. 55 
The gate 504 itself can be made of a metal, a polycrys-
talline silicon-metal sandwich or similar technologies 
well known to those of ordinary skill in the art. In ac-
cordance with a preferred embodiment of the inventive 
method, a pulse or pulses applied between electrode 506 60 
and electrode 507 can be used to alter the performance 
of transistor 500 and, hence, trim the performance of a 
circuit of which it is a part. 
FIG. 7 shows, in pictorial form, a cross section of a 
P-channel, enhancement-mode MOSFET which is 65 
trimmed in accordance with the inventive method. 
MOSFET 600 includes P+ source region 601, P+ drain 
region 602, N-type substrate 605 and gate dielectric 603. 
The gate 604 itself can be made of a metal, a polycrys-
talline silicon-metal sandwich or similar technologies 
well known to those of ordinary skill in the art. In ac-
cordance with a preferred embodiment of the inventive 
method, a pulse or pulses applied between electrode 606 
and electrode 607 can be used to alter the performance 
of transistor 600 and, hence, trim the performance of a 
circuit of which it is a part. 
Clearly, those skilled in the art recognize that further 
embodiments of the present invention may be made 
without departing from its teachings. For example, it is 
within the spirit of the present invention that pulses 
having other and different voltages, time durations and 
energy levels may be used in practicing the inventive 
method. A necessary and sufficient condition of em-
bodiments of the inventive method is that the amplitude 
of one or more of the electrical parameters and the time 
duration of such pulses be such as to achieve the requi-
site alteration without destroying the device. 
What is claimed is: 
1. A method for altering an electrical characteristic of 
a circuit having at least one active semiconductor de-
vice and at least one electrode contacted to the active 
semiconductor device, the method comprising the step 
of applying at least one electrical pulse to the active 
semiconductor device, including applying the pulse to 
at least one of the at least one electrode, the pulse hav-
ing sufficient amplitude of one or more of its electrical 
parameters and time duration to alter the electrical 
characteristics of the device, and, thereby, to alter the 
electrical characteristic of the circuit, the amplitudes of 
the electrical parameters and the time duration of the at 
least one pulse being sufficient to form dendrites or 
filaments of material from the at least one electrode in 
the active semiconductor device wherein the dendrites 
or filaments are not of a geometry to cause a short to be 
formed between any pair of electrodes of the active 
semiconductor device and wherein, after the steps of 
applying the method have been completed, no short has 
been formed thereby between any pair of electrodes of 
the circuit. 
2. The method of claim 1 wherein the active semicon-
ductor device is comprises of a first and second semi-
conductor selected from the group consisting of:, sili-
con, germanium, 111-V compunds, and II-VI com-
pounds. 
3. The method of claim 1 wherein the electrodes are 
comprises of at least one metal. 
4. The method of claim 1 wherein the circuit com-
prises a field-effect transistor (FET) and the at least one 
pulse is applied between the source and drain. 
5. The method of claim 1 wherein the at least one 
pulse has an amplitude of one or more of its electrical 
parameters which substantially exceeds the amplitude 
of the normal operating condition of the corresponding 
electrical parameters for the device. 
6. The method of claim 1 wherein the circuit com-
prises a metal-oxide-semiconductor field-effect transis-
tor (MOSFET) and the at least one pulse is applied 
between the source and drain and the gate is connected 
to the source and drain through a first and a second 
resistor, respectively. 
7. The method of claim 1 wherein the device com-
prises a device having a multiple of like pins and the 
step of applying the at least one pulse comprises apply-
ing the at least one pulse to at least two of the like pins. 
8. The method of claim 7 wherein the multi-pin de-




9. The method of claim 1 wherein the circuit com-
prises a MOSFET and the at least one pulse is applied 
between the source and drain and the gate is connected 
15. A method for matching an electrical characteris-
tic of a first circuit with that of another like circuit, each 
circuit having aat least one active semiconductor device 
and at least one electrode contacted to the active semi-to at least one of the group consisting of the source and 
the drain through at least one capacitor. 
10. The method of claim 5 wherein the at least one 
pulse is a voltage pulse. 
11. The method of claim 5 wherein the at least one 
pulse is a current pulse. 
s conductor device, the method comprising the steps of: 
(1) measuring the electrical characteristic of both cir-
cuits; (2) applying at least one electrical pulse to the 
active semiconductor device of the first circuit, includ-
12. The method of claim 5 wherein the at least one 10 
pulse is a substantially constant energy pulse. 
13. A method for altering an electrical characteristic 
of a circuit having at least one active semiconductor 
device and at least one electrode contacted to the active 
semiconductor device, the method comprising the steps 15 
of: (1) measuring the value of the electrical characteris-
tic of the circuit; (2) comparing the measured value 
with a predetermined value and terminating the method 
if the difference between the measured value and the 
predetermined value is smaller than a predetermined 20 
amount; (3) applying at least one electrical pulse to the 
active semiconductor device, including applying the 
pulse to at least one of the at least one electrode, the 
pulse having sufficient amplitude of one or more of its 
electrical parameters and time duration to alter the 25 
electrical characteristics of the active semiconductor 
device, and, thereby to alter the electrical characteristic 
of the circuit, the amplitudes of the electrical parame-
ters and the time duration of the at least one pulse being 
sufficient to form dendrites or filaments of material 30 
from at least one electrode in the active semiconductor 
device wherein the dendrites or filaments are not of a 
geometry to cause a short to be formed between any 
pair of electrodes of the active semiconductor device; 
(4) returning to step (l); and wherein, after the steps of 35 
the method have been completed, no short has been 
formed thereby between any pair of electrodes of the 
circuit. 
14. A method for altering an electrical characteristic 
of a circuit having at least one active semiconductor 40 
device and at least one electrode contacted to the active 
semiconductor device, the method comprising the steps 
of: (1) applying at least one electric pulse to the active 
semiconductor device, including applying the pulse to 
at least one of the at least one electrode, the pulse hav- 45 
ing sufficient amplitude of one or more of its electrical 
parameters and time duration to alter the electrical 
characteristics of the active semiconductor device, and, 
thereby to alter the electrical characteristic of the cir-
cuit, the amplitudes of the electrical parameters and the 50 
time duration of the at least one pulse being sufficient to 
form dendrites or filaments of material from at least one 
electrode in the active semiconductor device wherein 
the dendrites or filaments are not of a geometry to cause 
a short circuit to be formed between any pair of elec- 55 
trodes of the active semiconductor device; (2) measur-
ing the value of the electrical characteristic of the cir-
cuit; (3) comparing the measured value with a predeter-
mined value; (4) repeating steps 1-3 until the difference 
between the measured value and the predetermined 60 
value is smaller than a predetermined amount; and 
wherein, after the steps of the method have been com-
pleted, no short has been formed thereby between any 
pair of electrodes of the circuit. 
65 
ing applying the pulse to at least one of the at least one 
electrode of the first circuit, the pulse having sufficient 
amplitude of one or more of its electrical parameters 
and time duration to alter the electrical characteristics 
of the active semiconductor device, and, thereby to 
alter the electrical characteristic of the first circuit, the 
amplitudes of the electrical parameters and the time 
duration of the at least one pulse being sufficient to form 
dendrites or filaments of material from at least one elec-
trode in the active semiconductor device of the first 
circuit wherein the dendrites or filaments are not of a 
geometry to cause a short circuit to be formed between 
any pair of electrodes of the active semiconductor de-
vice of the first circuit; (3) measuring the electrical 
characteristic of the first circuit; (4) comparing the 
measured value of the electrical characteristic of the 
first circuit with the measured value of the electrical 
characteristic of the another like circuit; (5) repeating 
steps 2-4 until the difference between the electrical 
characteristic of both circuits is smaller than a predeter-
mined amount; and wherein, after the steps of the 
method have been completed, no short has been formed 
thereby between any pair of electrodes of the first cir-
cuit. 
16. A method for matching an electrical characteris-
tic of a first circuit with that of another like circuit, each 
circuit having at least one active semiconductor device 
and at least one electrode contacted to the active semi-
conductor device, the method comprising the steps of: 
(1) applying at least one electric pulse to the active 
semiconductor device of the first circuit, including ap-
plying the pulse to at least one of the at least one elec-
trode of the first circuit, the pulse having sufficient 
amplitude of one or more of its electrical parameters 
and time duration to alter the electrical characteristics 
of the active semiconductor device, and, thereby to 
alter the electrical characteristic of the first circuit, the 
amplitudes of the electrical parameters and the time 
duration of the at least one pUlse being sufficient to form 
dendrites or filaments of material from at least one elec-
trode in the active semiconductor device of the first 
circuit wherein the dendrites or filaments are not of a 
geometry to cause a short circuit to be formed between 
any pair of electrodes of the active semiconductor de-
vice of the first circuit; (2) measuring the electrical 
characteristic of both circuits; (3) comparing the mea-
sured values of the electrical characterisitic; ( 4) repeat-
ing steps 1-3, where step 2 hereafter only requires mea-
surement of the electrical characterisitic of the circuit 
which is being altered, until the difference between the 
electrical characteristic of both circuits is smaller than a 
predetermined amount; and wherein, after the steps of 
the method have been completed, no short has been 
formed thereby between any pair of electrodes of the 
first circuit. 
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